



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/802,952	03/12/2001	Junya Yamashita	60188-042	4805

7590

01/24/2005

Jack Q. Lever, Jr.
McDERMOTT, WILL & EMERY
600 Thirteenth Street, N.W.
Washington, DC 20005-3096

EXAMINER

HUISMAN, DAVID J

ART UNIT

PAPER NUMBER

2183

DATE MAILED: 01/24/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 09/802,952	Applicant(s) YAMASHITA ET AL.	
	Examiner David J. Huisman	Art Unit 2183	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 04 November 2004.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-21 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-21 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 13 May 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. Claims 1-21 have been examined.

Papers Submitted

2. It is hereby acknowledged that the following papers have been received and placed of record in the file: RCE, Extension of Time, and Amendment as received on 11/4/2004.

Specification

3. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed. The examiner asserts that some reference should be made to detecting a last instruction before a branch and then retrieving the first instruction after the branch for execution.

Claim Language

4. It is requested that applicant try to reword and clarify the last paragraphs in claim 1 and claim 5. Although the examiner was able to make a rejection, the claim language is not very clear and it would be beneficial to applicant and to the public to have a more clearly worded claim.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

Art Unit: 2183

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

6. Claims **1-3, 5, 7-10, 12-15, and 21** are rejected under 35 U.S.C. 102(b) as being anticipated by Jaggar, U.S. Patent No. 5,506,976 (as applied in the previous Office Action).

7. **In regard to claim 1:**

8. Jaggar discloses a processor (Fig. 2) comprising:

a) instruction executing means (fig. 2, processing pipeline 2) for executing an instruction stored in storing means (col. 6, lines 44-45, fig. 2, element 8);

b) execution instruction address outputting means (fig. 2, program counter 10 outputs address to be fetched to memory 8) for outputting an execution instruction address that is an address of an area in which an instruction to be executed by the instruction executing means is stored;

c) the processor further comprising:

d) detecting means (fig. 2, program counter 10, reach value register 16, comparator 14, and branch cache 4) for detecting that the instruction to be executed by the instruction executing means is a last instruction of a process before branching (in fig. 1, instruction E is shown to be the last instruction of a process before branching; initially instruction E is detected as the last instruction before branching by detecting the branch instruction by the branch detection means 22, whereby an entry in the branch cache 4 is created for instruction E [col. 7, lines 39-49], subsequently instruction E is detected by comparing it with the entries in the branch cache [col. 8, lines 15-25] i.e. branch cache hit);

Art Unit: 2183

e) wherein the execution instruction address outputting means outputs a start address (&U, fig. 3) that is an address of an area in the storing means in which a first instruction of a process after branching (U, fig. 1) is stored, when the last instruction (E, fig. 1) is detected by the detecting means (col. 8, lines 26-31).

f) wherein the detecting means detects by comparing information corresponding to the instruction to be executed by the execution means and a predetermined information in accordance with the process in execution one by one. See Fig.3, Fig.4, and column 8, lines 1-16. Note that each instruction address is compared to the predetermined reach value. Consequently, the comparisons occur one by one (i.e., one instruction at a time).

9. In regard to claim 2:

10. Jaggar has taught a processor as described in claim 1. Jaggar has further taught that the execution instruction address outputting means comprises:

- a) start address storing means (fig. 2, branch cache 4) for storing a start address (target addresses) of each of a plurality of processes in the storing means;
- b) start address selecting means for sequentially switching and selecting the start address stored in the start address storing means, every time the last instruction is detected by the detecting means (when a branch cache hit occurs, a start address [target address] associated with that entry is selected col. 8, lines 31-35),
- c) wherein the execution instruction address is output based on the start address selected by the start address selecting means (fig. 4, the program counter 10 receives the start address from the target address latch 18 col. 8, lines 26-31).

11. In regard to claim 3:

12. Jaggar has taught a processor as described in claim 1. Jaggar has further taught:
- a) end address storing means (fig. 2, branch cache 4) for storing an end address (reach value, col. 6, lines 50-51) that is an address of an area in which a last instruction of each of a plurality of processes is stored in the storing means (in the example given in fig. 3, the address of the last instruction E of a process [see fig. 1] is stored in the reach value of Q' entry);
 - b) end address selecting means for sequentially switching and selecting the end address stored in the end address storing means, every time the last instruction is detected by the detecting means (when a branch cache hit occurs, an end address [reach value] associated with that entry is selected col. 8, lines 26-28),
 - c) wherein the detecting means detects the last instruction (col. 6, lines 64-67) based on the execution instruction address output from the execution instruction address outputting means (fig. 2, program counter 10) and the end address selected by the end address selecting means (reach value register 16).

13. In regard to claim 5:

14. Jaggar discloses a processor (Fig. 2) comprising:
- a) instruction executing means (Fig. 2, processing pipeline 2) for executing an instruction stored in storing means (col. 6, lines 44-45, Fig. 2, element 8);

Art Unit: 2183

- b) execution instruction address outputting means (Fig. 2, program counter 10 outputs address to be fetched to memory 8) for outputting an execution instruction address that is an address of an area in which an instruction to be executed by the instruction executing means is stored;
- c) the processor further comprising:
- d) detecting means (Fig. 2, program counter 10, reach value register 16, comparator 14, and branch cache 4) for detecting that the instruction to be executed by the instruction executing means is a last instruction of a process before branching (in Fig. 1, instruction E is shown to be the last instruction of a process before branching; initially instruction E is detected as the last instruction before branching by detecting the branch instruction by the branch detection means 22, whereby an entry in the branch cache 4 is created for instruction E [col. 7, lines 39-49], subsequently instruction E is detected by comparing it with the entries in the branch cache [col. 8, lines 15-25] i.e. branch cache hit);
- e) wherein the execution instruction address outputting means outputs a start address (&U, Fig. 3) that is an address of an area in the storing means in which a first instruction of a process after branching (U, Fig. 1) is stored, when the last instruction (E, Fig. 1) is detected by the detecting means (col. 8, lines 26-31).
- f) wherein the detecting means detects the last instruction based on judgment whether information stored in correspondence with information indicating a content of an instruction to be executed by the instruction executing means in the storing means indicates the last instruction. See Fig. 3, Fig. 4, and column 8, lines 1-16. Note that each instruction address is compared to the predetermined reach value and also to a tag in the

Art Unit: 2183

cache. The reach value and the tag are stored data which indicate the last instruction.

Consequently, if the comparator determines a match has occurred and a cache hit occurs, then the last instruction before a branch is detected.

15. In regard to claim 7:

16. Jaggar has taught a processor as described in claim 2. Jaggar has further taught that the start address storing means comprises a memory storing the start address (branch cache 4).

17. Although Jaggar does not explicitly mention that the start address selecting means comprises address designating means for designating an address of an area in which the start address is stored in the memory, It is deemed inherent to the branch cache memory to have an address designating means to address a location in the cache. Otherwise, the data could not be retrieved from it.

18. In regard to claim 8:

19. Jaggar has taught a processor as described in claim 2. Jaggar has further taught that the start address stored in the start address storing means can be set by execution of an instruction by the instruction executing means (target address is stored on execution of a branch instruction col. 7, lines 47-52).

20. In regard to claim 9:

21. Jaggar has taught a processor as described in claim 2. Jaggar has further taught that the start address stored in the start address storing means can be set by a supervisory processor (fig

Art Unit: 2183

.2, branch instruction detector 22 sets the target address col. 7, lines 39-52) for controlling an operation of the processor.

22. In regard to claim 10:

23. Jaggar has taught a processor as described in claim 9. Jaggar has further taught start address storing means (fig. 2, branch cache 4) for the supervisory processor (fig. 2, branch instruction detector 22) for storing a start address output from the supervisory processor,

wherein the start address stored in the start address storing means for the supervisory processor is written in the start address storing means at predetermined timing (when the branch instruction's target address is determined, col. 7, lines 48-52).

24. In regard to claim 12:

25. Jaggar has taught a processor as described in claim 3. Jaggar has further taught that the end address storing means comprises a memory storing the end address (branch cache 4).

26. Although Jaggar does not explicitly mention that the end address selecting means comprises address designating means for designating an address of an area in which the end address is stored in the memory, It is deemed inherent to the branch cache memory to have an address designating means to address a location in the cache. Otherwise, the data could not be retrieved from it.

27. In regard to claim 13:

Art Unit: 2183

28. Jaggar has taught a processor as described in claim 3. Jaggar has further taught that the end address stored in the end address storing means can be set by execution of an instruction by the instruction executing means (reach value, PC-1, is stored on execution of a branch instruction col. 7, lines 47-49).

29. In regard to claim 14:

30. Jaggar has taught a processor as described in claim 3. Jaggar has further taught that the end address stored in the end address storing means can be set by a supervisory processor (fig. 2, branch instruction detector 22 sets the reach value, PC-1, col. 7, lines 39-48) for controlling an operation of the processor.

31. In regard to claim 15:

32. Jaggar has taught a processor as described in claim 14. Jaggar has further taught end address storing means (fig. 2, branch cache 4) for the supervisory processor (fig. 2, branch instruction detector 22) for storing an end address output from the supervisory processor, wherein the end address stored in the end address storing means for the supervisory processor is written in the end address storing means at predetermined timing (when the branch instruction is detected, col. 7, lines 39-48).

33. In regard to claim 21:

34. Jaggar has taught a processor as described in claim 5. Jaggar has further taught that the detecting means detects by comparing information corresponding to the instruction to be

Art Unit: 2183

executed by the execution means and a predetermined information in accordance with the process in execution one by one. See Fig.3, Fig.4, and column 8, lines 1-16. Note that each instruction address is compared to the predetermined reach value. Consequently, the comparisons occur one by one (i.e., one instruction at a time).

Claim Rejections - 35 USC § 103

35. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

36. Claims 4 and 17-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jaggar, as applied above, in view of Nair, U.S. Patent No. 6,304,962 (as applied in the previous Office Action, and further in view of Atkins et al., U.S. Patent No. 5,898,866 (as applied in the previous Office Action and herein referred to as Atkins).

37. In regard to claim 4:

38. Jaggar has taught a processor as described in claim 1. Jaggar differs from the current invention in that it does not have a processing length storing means and a processing length selecting means. Furthermore, while the processor of Jaggar does have an instruction address generating means (fig. 2, program counter 10 outputs address to be fetched to memory 8) and a last instruction detecting means (fig. 2, program counter 10, reach value register 16, comparator 14, and branch cache 4), it does not disclose that the instruction address is generated by adding

Art Unit: 2183

the start address and a relative address and that the last instruction is detected based on the relative address and the processing length selected.

39. However, Nair teaches of storing the processing length (run length) of a process (superblock) in a superblock target buffer (col. 5, lines 39-46) on the execution of a taken branch instruction (col. 6, lines 64-67; col. 7, lines 1-2). This length is a relative address of an end address to a start address for each plurality of processes (col. 7, lines 1-3). Fetching is continued until the end address, which is calculated by adding the starting address and the process length (col. 7, lines 6-10).

40. Atkins et al. teach of a relative addressing scheme in which the execution instruction address outputting means adds a starting address (base and index register contents col. 7, lines 63-64) of a process under processing and a relative address (displacement field col. 7, line 64) of the execution instruction address to generate the execution instruction address (effective address col. 7, line 65).

41. Hence, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify the processor of Jaggar by replacing the end address (return value in the branch cache 4) storing means with a process length storing means and replacing the end address selection means with a processing length selecting means for sequentially switching and selecting the processing length stored in the processing length storing means, every time the last instruction is detected by the detection means. Furthermore, it would have been obvious to one of ordinary skill in the art at the time of the invention to use relative addressing to generate an execution instruction address by adding the starting address and a relative address and a

Art Unit: 2183

detecting means which detects the last instruction based on the relative address and the processing length (to calculate the end address) selected by a processing length selecting means.

42. One of ordinary skill in the art at the time of the invention would have been motivated to use the length of a process in place of the end address because it occupies less space and hence translates to savings in hardware. Furthermore one of ordinary skill in the art at the time of the invention would have been motivated to use relative addressing to generate the execution instruction address because a relative address is smaller than an effective address thus translating in smaller instruction length.

43. In regard to claim 17:

44. Jaggar in view of Nair and further in view of Atkins has taught a processor as described in claim 4. Jaggar in view of Nair and Atkins discloses that the processing length storing means comprises a memory storing the processing length (branch cache 4 of Jaggar).

45. Although Jaggar in view of Nair and Atkins does not explicitly mention that the processing length selecting means comprises address designating means for designating an address of an area in which the processing length is stored in the memory, It is deemed inherent to the branch cache memory to have an address designating means to address a location in the cache. Otherwise, the data could not be retrieved from it.

46. In regard to claim 18:

47. Jaggar in view of Nair and further in view of Atkins has taught the processor of claim 4. Nair further teaches that the processing length stored in the processing length storing means can

Art Unit: 2183

be set by execution of an instruction by the instruction executing means (run length is stored on execution of a taken branch instruction col. 6, lines 64-67; col. 7, lines 1-2).

48. In regard to claim 19:

49. Jaggar in view of Nair and further in view of Atkins has taught the processor of claim 4. Nair further teaches that the processing length stored in the processing length storing means can be set on detection of the last instruction (col. 6, lines 64-67; col. 7, lines 1-2). Although Nair does not explicitly mention that the processing length is set by a supervisory processor, it is deemed inherent to the design that a control logic exists to set the processing length which can include a supervisory processor.

50. In regard to claim 20:

51. Jaggar in view of Nair and further in view of Atkins has taught the processor of claim 19.

52. Jaggar in view of Nair and Atkins further teaches processing length storing means (branch cache 4 of Jaggar) for the supervisory processor for storing a processing length output from the supervisory processor,

wherein the processing length stored in the processing length storing means for the supervisory processor is written in the processing length storing means at predetermined timing (when the branch instruction is detected, col. 6, lines 64-67; col. 7, lines 1-2 of Nair).

53. Claim 16 is rejected under 35 U.S.C. 103(a) as being unpatentable over Jaggar in view of Nair in view of Atkins, as applied above, and further in view of Breeding, "Microprocessor

Art Unit: 2183

System Design Fundamentals," Prentice Hall, pp.6-7, 1995, (as applied in the previous Office Action and herein referred to as Breeding).

54. **In regard to claim 16:**

55. Jaggar in view of Nair and further in view of Atkins has taught a processor as described in claim 4. Although Jaggar in view of Nair and Atkins does not teach that the selecting means comprises of a selector explicitly, a selector would be inherent to perform the selecting means function of selecting a processing length.

56. Jaggar in view of Nair and Atkins differs from the present invention because the processing length storing means comprises of a cache memory (branch cache 4) and not a plurality of registers each of which stores the processing length.

57. Breeding teaches that registers are used for high-speed storage (pg. 7, line 8 under sec. 2.2).

58. Hence, it would have been obvious to one of ordinary skill in the art at the time of the invention to use a plurality of registers to store the processing lengths in place of a cache memory.

59. One of ordinary skill in the art at the time would have been motivated to use registers for storing the processing lengths because they are a form of high-speed storage, which in turn would result in better performance.

60. Claims 6 and 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Jaggar, as applied above, in view of Breeding, as applied above.

61. In regard to claim 6:

62. Jaggar has taught a processor as described in claim 2. Jaggar has further taught that a start address selecting means for sequentially switching and selecting the start address stored in the start address storing means (when a branch cache hit occurs, a start address [target address] associated with that entry is selected col. 8, lines 31-35)

63. Although Jaggar does not teach that the selecting means comprises of a selector explicitly, a selector would be inherent to perform the selecting means function of selecting a start address.

64. Jaggar differs from the present invention because the start address storing means comprises of a cache memory (branch cache 4) and not a plurality of registers each of which stores the start address.

65. Breeding teaches that registers are used for high-speed storage (pg. 7, line 8 under sec. 2.2).

66. Hence, it would have been obvious to one of ordinary skill in the art at the time of the invention to use a plurality of registers to store the start addresses in place of a cache memory.

67. One of ordinary skill in the art at the time would have been motivated to use registers for storing the start addresses because they are a form of high-speed storage, which in turn would result in better performance.

68. In regard to claim 11:

Art Unit: 2183

69. Jaggar has taught a processor as described in claim 3. Jaggar has further taught an end address selecting means for sequentially switching and selecting the end address stored in the end address storing means (when a branch cache hit occurs, an end address [reach value] associated with that entry is selected col. 8, lines 26-28)

70. Although Jaggar does not teach that the selecting means comprises of a selector explicitly, a selector would be inherent to perform the selecting means function of selecting an end address.

71. Jaggar differs from the present invention because the end address storing means comprises of a cache memory (branch cache 4) and not a plurality of registers each of which stores the end address.

72. Breeding teaches that registers are used for high-speed storage (pg. 7, line 8 under sec. 2.2).

73. Hence, it would have been obvious to one of ordinary skill in the art at the time of the invention to use a plurality of registers to store the end addresses in place of a cache memory. One of ordinary skill in the art at the time would have been motivated to use registers for storing the end addresses because they are a form of high-speed storage, which in turn would result in better performance.

Response to Arguments

74. Applicant's arguments filed on October 12, 2004, have been fully considered but they are not persuasive.

Art Unit: 2183

75. Applicant argues the novelty/rejection of claim 1 on page 10 of the remarks, in substance that:

"Jaggar discloses that the comparator 14 compares the lowermost eight bits between the program counter PC value and the reach value R in the reach value latch 16, which is a preliminary comparison before the program counter PC is compared with the cache tags within the branch cache 4. However, the detecting means of the present invention does not require such a preliminary comparison. Indeed, in accordance with one embodiment of the present invention, the detecting means compares the addresses, such as fetch address and end address, one by one. As such, the detecting means of the present invention is fundamentally different from the alleged detecting means comprising the comparator and the branch cache of Jaggar."

76. These arguments are not found persuasive for the following reasons:

a) Applicant appears to be arguing limitations which are not in the claim, and it is not clear how performing a preliminary comparison differs from comparing addresses one by one. More specifically, from Fig.3, Fig.4, and column 8, lines 1-16, it can be seen that each and every address is compared to a reach value. Therefore, these comparisons occur one by one. For instance, in a first cycle, address &A is compared to address %E. They do not match, so address &A does not correspond to the last instruction before a branch. In a second cycle, address &B is compared to address %E. They do not match, so address &B does not correspond to the last instruction before a branch. Eventually, in an Nth cycle, address &E is compared to address %E (Fig.4). They do match, so address &E corresponds to the last instruction before a branch if a cache hit occurs. As can be seen from this example, comparisons occur one by one (i.e., one comparison at a time).

77. Applicant argues the novelty/rejection of claim 1 on page 11 of the remarks, in substance that:

"Jaggar requires that the branch instruction detector 22 detects the last instruction before branching by detecting the branch instruction in order to automatically set the cache data in each cache

Art Unit: 2183

line 12. In contrast, the present invention does not require such a branch instruction detector for detecting the least instruction before branching any instruction."

78. These arguments are not found persuasive for the following reasons:

a) Applicant is arguing limitations that are not in the claim. Also, it is not clear how the system may **initially** detect the last instruction before the branch without knowing where the branch is located. An analogy would be person X telling person Y to stand in front of the last person in line. But, if person Y does not know where the last person is, how can he/she stand in front of the last person?

79. Applicant also argues advantages of his/her system while pointing out disadvantages of Jaggar. However, these arguments have nothing to do with the fact that Jaggar anticipates the current language of the claims. Just because one prior art system **may** have a disadvantage does not mean that applicant's invention and the prior art system cannot be of the same type. For instance, suppose a claim were to say "A computer with a memory" and the examiner made a valid rejection. If the inventor responded by saying "the prior art computer w/ memory requires more power than my invention," the fact still remains that the prior art system is a computer w/ memory, and that is all that is claimed.

Conclusion


Any inquiry concerning this communication or earlier communications from the examiner should be directed to David J. Huisman whose telephone number is (571) 272-4168. The examiner can normally be reached on Monday-Friday (8:00-4:30).

Art Unit: 2183

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DJH
David J. Huisman
January 12, 2005



EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100